

What is claimed is:

- 1 1. A high voltage generation and regulation system comprising:
2 a charge pump generating a high voltage pump signal in response an enable signal and a
3 medium voltage pump signal;
4 a pump loop regulator generating a plurality of high voltage signals having different
5 voltage levels and the medium voltage pump signal in response to the high voltage pump signal;
6 and
7 a nested loop regulator generating the enable signal in response to the high voltage pump
8 signal being below a threshold voltage.
- 1 2. The high voltage generation and regulation system of claim 1 wherein the pump loop
2 regulator comprises a comparator for controlling the voltage level of the plurality of high voltage
3 signals in response to a control signal and a trimmable voltage divider for generating the control
4 signal in response to said voltage level.
- 1 3. The high voltage generation and regulation system of claim 2 wherein the pump loop
2 regulator includes a slew rate enhancement circuit to precharge the comparator output during
3 power up.
- 1 4. The high voltage generation and regulation system of claim 1 wherein the charge pump
2 generates an oscillator test signal.
- 1 5. The high voltage generation and regulation system of claim 1 wherein the charge pump
2 includes a test port for monitoring an oscillator signal or receiving a test signal.
- 1 6. A charge pump system comprising:
2 a pump for generating a boosted voltage in response to at least two clock signals; and
3 an oscillator coupled to the pump for generating said at least two clock signals and
4 including a ring oscillator, a multiplexer, and an output stage, the ring oscillator providing one of
5 the at least one clock signals to the multiplexer and the output stage providing another one of the
6 at least two clock signals to the multiplexer, the multiplexer outputting the two clock signals in

7 response to a first state of an enable signal and not outputting the two clock signals in response to
8 a second state of the enable signal, the ring oscillator generating said one of the at least two clock
9 signals independent of the enable signal.

1 7. A high voltage generation and regulation system comprising:

2 a charge pump comprising:

3 a pump for generating a boosted voltage signal in response to at least two clock
4 signals and a feedback voltage signal; and

5 an oscillator coupled to the pump for generating said at least two clock signals
6 and including a ring oscillator, an output stage, and a multiplexer, the ring oscillator providing
7 one of the at least one clock signals to the multiplexer and the output stage providing another one
8 of the at least two clock signals to the multiplexer, the multiplexer outputting the two clock
9 signals in response to a first state of an enable signal and not outputting the two clock signals in
10 response to a second state of the enable signal, the ring oscillator generating said one of the at
11 least two clock signals independent of the enable signal; and

12 a loop regulator generating the feed back voltage signal in response to the boosted
13 voltage signal.

1 8. A ring oscillator comprising:

2 a plurality of first inverters coupled in series with an output of one first inverter coupled
3 to the input of another first inverter, one of said first inverters providing a first clock signal;

4 a plurality of first capacitors, each of said plurality of first capacitors being coupled to the
5 output of a respective one of said plurality of first inverters;

6 a second inverter having an input coupled to the output of said one first inverter
7 providing said first clock signal and having an output for providing a second clock signal; and

8 a second capacitor coupled to the output of the second inverter, the ratio of a capacitance
9 of the second capacitor to a capacitance of the first capacitors being such to adjust the phase
10 between the first and second clock signals to a pre-selected value.

1 9. A high voltage generation and regulation system comprising:

2 a charge pump comprising:

a pump for generating a boosted voltage signal in response to at least two clock signals and a feedback voltage signal; and
a plurality of first inverters coupled in series with an output of one first inverter coupled to the input of another first inverter, one of said first inverters providing a first clock signal;
a plurality of first capacitors, each of said plurality of first capacitors being coupled to the output of a respective one of said plurality of first inverters;
a second inverter having an input coupled to the output of said one first inverter providing said first clock signal and having an output for providing a second clock signal; and
a second capacitor coupled to the output of the second inverter, the ratio of a capacitance of the second capacitor to a capacitance of the first capacitors being such to adjust the phase between the first and second clock signals to a pre-selected value; and
a loop regulator generating the feedback voltage signal in response to the boosted voltage signal.

10. A ring oscillator comprising:

a plurality of first inverters coupled in series with an output of one first inverter coupled to the input of another first inverter, each of said plurality of inverters providing a first inverted signal having characteristics dependent on an applied first bias current, one of said first inverters providing a first clock signal;

a plurality of first capacitors, each of said plurality of first capacitors being coupled to the output of a respective one of said plurality of first inverters;

a second inverter having an input coupled to the output of said one first inverter providing said first clock signal and having an output for providing a second clock signal having characteristics dependent on an applied second bias current, the ratio of first bias current to the second bias current being such to adjust the phase between the first and second clock signals to a pre-selected value; and

a second capacitor coupled to the output of the second inverter, the capacitance of each of the plurality of first capacitors being equal to the capacitance of the second capacitor.

11. A high voltage generation and regulation system comprising:

a charge pump comprising:

3 a pump for generating a boosted voltage signal in response to at least two clock
4 signals and a feedback voltage signal,
5 a plurality of first inverters coupled in series with an output of one first inverter
6 coupled to the input of another first inverter, each of said plurality of inverters providing a first
7 inverted signal having characteristics dependent on an applied first bias current, one of said first
8 inverters providing a first clock signal,
9 a plurality of first capacitors, each of said plurality of first capacitors being
10 coupled to the output of a respective one of said plurality of first inverters,
11 a second inverter having an input coupled to the output of said one first inverter
12 providing said first clock signal and having an output for providing a second clock signal having
13 characteristics dependent on an applied second bias current, the ratio of first bias current to the
14 second bias current being such to adjust the phase between the first and second clock signals to a
15 pre-selected value,
16 a second capacitor coupled to the output of the second inverter, the capacitance of
17 each of the plurality of first capacitors being equal to the capacitance of the second capacitor;
18 and
19 a loop regulator generating the feed back voltage signal in response to the boosted
20 voltage signal.

1 12. A charge pump comprising:

2 a plurality of voltage boost stages coupled in series, each of the voltage boost stages
3 generating an output signal having a voltage level higher than an input voltage applied thereto,
4 and each comprising a first transistor including a first terminal coupled to receive said input
5 voltage and including a second terminal for providing said output signal, and further comprising
6 a powerup assist diode to charge the input voltage applied to the voltage boost stage coupled to
7 the output signal.

1 13. The charge pump of claim 13 wherein each voltage boost stage comprises a circuit to
2 forward cancel the threshold voltage of the first transistor.

1 14. The charge pump of claim 13 wherein said circuit comprises a cancellation transistor
2 including a first terminal coupled to the first terminal of the first transistor, including a second

3 terminal spaced apart from said first terminal of the cancellation transistor with a channel
4 therebetween and coupled to a gate of the first transistor and including a gate coupled to the first
5 terminal of the second transistor.

1 15. The charge pump of claim 14 wherein said circuit further comprises a third transistor to
2 backward cancel the threshold voltage of the first transistor.

1 16. The charge pump of claim 15 wherein the third transistor includes a first terminal coupled
2 to the first terminal of the first transistor, and including a second terminal spaced apart from said
3 second terminal with a channel therebetween and coupled to a gate of the first transistor and
4 including a gate for controlling current in said channel and coupled to the second terminal of the
5 first transistor.

1 17. The charge pump of claim 12 wherein each boost stage comprises a circuit to backward
2 cancel the threshold voltage of the first transistor.

1 18. The charge pump of claim 17 wherein the circuit comprises a second transistor including
2 a first terminal coupled to the first terminal of the first transistor, including a second terminal
3 spaced apart from the first terminal of the second transistor with a channel therebetween and
4 coupled to the gate of the first transistor and including a gate for controlling current in said
5 channel and coupled to the second terminal of the first transistor.

1 19. The charge pump of claim 12 wherein each voltage boost stage comprises a cancellation
2 transistor coupled to the first terminal to substantially cancel a threshold voltage of the first
3 transistor in response to the output signal.

1 20. The charge pump of claim 12 wherein at least one of the plurality of voltage boost stages
2 includes a high voltage self-biasing circuit to precharge the output signal before application of
3 said input voltage.

1 21. The charge pump of claim 20 wherein the high voltage self-biasing circuit comprises a
2 second transistor including a first terminal coupled to a supply voltage terminal, including a

second terminal spaced apart from said first terminal with a channel therebetween, and including a gate for controlling current in said channel and coupled to said first terminal, and comprises a third transistor including a first terminal coupled to the second terminal of the second transistor, including a second terminal spaced apart from said first terminal with a channel therebetween and coupled to the output signal, and including a gate for controlling current in said channel and coupled to a medium voltage terminal.

22. The charge pump of claim 21 wherein a medium voltage applied to the medium voltage terminal has a voltage level between a voltage level of a supply voltage applied to the supply voltage terminal and a voltage level of the output signal of the last voltage boost stage.

23. A charge pump comprising:

a plurality of voltage boost stages coupled in series, each of the voltage boost stages generating an output signal having a voltage level higher than an input voltage applied thereto, and each comprising a first transistor including a first terminal coupled to receive said input voltage and including a second terminal for providing said output signal, and further comprising a first circuit for canceling the forward threshold voltage of the first transistor and a second circuit for canceling the backward threshold voltage of the first transistor.

24. A charge pump comprising:

a plurality of voltage boost stages coupled in series, each of the voltage boost stages generating an output signal having a voltage level higher than an input voltage applied thereto, and each comprising a first transistor including a first terminal coupled to received said input voltage and including a second terminal for providing said output signal, at least one of the plurality of voltage boost stages includes a high voltage self-biasing circuit to precharge the output signal for application of said input voltage.

25. The charge pump of claim 24 wherein the high voltage self-biasing circuit comprises a second transistor including a first terminal coupled to a supply voltage terminal, including a second terminal spaced apart from said terminal with a channel therebetween and including a gate for controlling current in said channel and coupled to said first terminal, and comprises a third transistor including a first terminal coupled to the second terminal of the second transistor,

6 including a second terminal spaced apart from said first terminal with a channel therebetween
7 and coupled to the output signal, and including a gate for controlling current in said channel and
8 coupled to the median voltage terminal.

1 26. The charge pump of claim 25 wherein a median voltage applied to the median voltage
2 terminal has a voltage level between a voltage level of a supply voltage applied to the supplied
3 voltage terminal and a voltage level of the output signal of the last voltage boost stage.

1 27. A high voltage generation and regulation system comprising:

2 a charge pump generating a boosted voltage signal in response to at least two clock
3 signals and a feedback voltage signal comprising:

4 a plurality of voltage boost stages coupled in series, each of the voltage boost
5 stages generating an output signal having a voltage level higher than an input voltage applied
6 thereto, and each comprising a first transistor including a first terminal coupled to receive said
7 input voltage and including a second terminal for providing said output signal, and further
8 comprising a powerup assist diode to charge the input voltage applied to the voltage boost stage
9 coupled to the output signal, and

10 an oscillator coupled to the plurality of voltage boost stages for generating said at
11 least two clock signals; and

12 a loop regulator generating the feed back voltage signal in response to the boosted
13 voltage signal.

1 28. The high voltage generation and regulation system of claim 27 wherein each voltage
2 boost stage comprises a cancellation transistor coupled to the first terminal to substantially
3 cancel a threshold voltage of the first transistor in response to the output signal.

1 29. The high voltage generation and regulation system of claim 27 wherein at least one of the
2 plurality of voltage boost stages includes a high voltage self-biasing circuit to precharge the
3 output signal before application of said input voltage.

1 30. The high voltage generation and regulation system of claim 29 wherein the high voltage
2 self-biasing circuit comprises a second transistor including a first terminal coupled to a supply

3 voltage terminal, including a second terminal spaced apart from said terminal with a channel
4 therebetween, and including a gate for controlling current in said channel and coupled to said
5 first terminal, and comprises a third transistor including a first terminal coupled to the second
6 terminal of the second transistor, including a second terminal spaced apart from said first
7 terminal with a channel therebetween and coupled to the output signal, and including a gate for
8 controlling current in said channel and coupled to a medium voltage terminal.

1 31. The high voltage generation and regulation system of claim 30 wherein a medium voltage
2 applied to the medium voltage terminal has a voltage level between a voltage level of a supply
3 voltage applied to the supply voltage terminal and a voltage level of the output signal of the last
4 voltage boost stage.

1 32. A regulator circuit comprising:
2 a voltage regulator providing a regulated voltage signal in response to an input voltage
3 signal and a control signal;
4 a comparator coupled to the voltage regulator to generate the control signal in response to
5 the regulated voltage signal; and
6 a slew rate enhancement circuit coupled to an output of the comparator to boost the
7 control signal in the event the regulated voltage signal has a voltage level less than a threshold
8 voltage.

1 33. The regulator circuit of claim 32 wherein the slew rate enhancement circuit comprises a
2 source follower.

1 34. The regulator circuit of claim 33 wherein the slew rate enhancement circuit further
2 comprises a voltage divider to generate a divided voltage signal in response to the input voltage
3 signal and wherein the source follower provides said boost of the control signal in response to
4 said divided voltage signal.

1 35. The regulator circuit of claim 34 wherein a level of said boost of the control signal is
2 adjustable.

1 36. The regulator circuit of claim 32 wherein a level of said boost of the control signal is
2 adjustable.

1 37. The regulator circuit of claim 32 wherein the threshold voltage is below a peak voltage of
2 the regulated voltage signal.

1 38. The regulator circuit of claim 34 further comprising a self-biasing circuit to precharge the
2 output terminal during power up.

1 39. The regulator circuit of claim 33 further comprising a self-biasing circuit to precharge the
2 output terminal during power-up.

1 40. The regulator circuit of claim 32 further comprising a self-biasing circuit to precharge the
2 output terminal during power-up.

1 41. A high voltage generation and regulation system comprising:
2 a charge pump for generating a voltage signal in response to at least two clock signals
3 and a feedback signal;
4 a loop regulator generating the feedback voltage signal in response to the boosted voltage
5 signal, the loop regulator comprising;
6 a voltage regulator providing a regulated voltage signal in response to an input voltage
7 signal and a control signal;
8 a comparator coupled to the voltage regulator to generate the control signal in response to
9 the regulated voltage signal; and
10 a slew rate enhancement circuit coupled to an output of the comparator to boost the
11 control signal in the event the regulated voltage signal has a voltage level less than a threshold
12 voltage.

1 42. The high voltage generation and regulation system of claim 41 wherein the slew rate
2 enhancement circuit comprises a source follower.

1 43. The high voltage generation and regulation system of claim 42 wherein the slew rate
2 enhancement circuit further comprises a voltage regulator to generate a divided voltage signal in
3 response to the input voltage signal and wherein the source follower provides said boost of the
4 control signal in response to said divided voltage signal.

1 44. The high voltage generation and regulation system of claim 43 wherein the slew rate
2 enhancement circuit compensates for the output of the comparator.

1 45. The high voltage generation and regulation system of claim 41 wherein the slew rate
2 enhancement circuit provides compensation for the output of the comparator.

1 46. The high voltage generation and regulation system of claim 41 wherein the threshold
2 voltage is below a peak voltage of the regulated voltage signal.

1 47. The high voltage generation and regulation system of claim 46 wherein the threshold
2 voltage is no greater than 100 millivolts below the peak voltage of the regulated voltage signal.

1 48. The high voltage generation and regulation system of claim 41 further comprising a self-
2 biasing circuit to precharge the output terminal during power up.

1 49. A high voltage series regulator comprising:
2 a high voltage input terminal;
3 an output terminal;
4 a first transistor including a first terminal coupled to the high voltage input terminal,
5 including a second terminal spaced apart from said first terminal with a channel therebetween,
6 and including a gate for controlling current in said channel;
7 a second transistor including a first terminal coupled to the second terminal of the first
8 transistor, including a second terminal coupled to the output terminal to provide an output
9 voltage thereto and spaced apart from said first terminal with a channel therebetween, and
10 including a gate for controlling current in said channel and coupled to the gate of the first
11 transistor;

12 a feedback voltage generator coupled to the output terminal to generate a feedback
13 voltage in response to the output voltage; and
14 a comparator having a first input coupled to the feedback voltage generator, a second
15 input coupled to a reference voltage terminal and an output coupled to the gates of the first and
16 second transistors.

1 50. The high voltage series regulator of claim 49 wherein the feedback voltage generator is a
2 voltage divider.

1 51. The high voltage series regulator of claim 50 wherein the voltage divider comprises:
2 a plurality of third transistors coupled in series between the output terminal and a ground
3 terminal, each of the plurality of third transistors being diode connected, one of the plurality of
4 third transistors providing the feedback voltage.

1 52. The high voltage series regulator of claim 51 wherein the voltage divider further
2 comprises a fourth transistor coupled between another one of the plurality of third transistors and
3 ground to float a voltage of a terminal of said another one of the plurality of third transistor in
4 response to a power down signal.

1 53. The high voltage series regulator of claim 52 wherein at least one of the plurality of third
2 transistors is selectively shunted.

1 54. The high voltage series regulator of claim 51 wherein at least one of the plurality of third
2 transistors is selectively shunted.

1 55. The high voltage series regulator of claim 50 wherein the voltage divider comprises a
2 plurality of p-channel diodes coupled in series between the output terminal and a second terminal
3 at a voltage less than the voltage of the output terminal.

1 56. The high voltage series regulator of claim 50 further comprising a trimming circuit to
2 selectively select ones of said plurality of third transistors.

1 57. The high voltage series regulator of claim 56 wherein the trimming circuit comprises a
2 plurality of fourth transistors coupled in series, each of the plurality of fourth transistors
3 including first and second terminal coupled to respective first and second terminals of a
4 corresponding one of the plurality of third transistors and including a gate coupled to a respective
5 select signal to change the feedback voltage.

1 58. The high voltage series regulator of claim 49 further comprising a filter coupled between
2 the high voltage input terminal and the comparator.

1 59. The high voltage series regulator of claim 58 wherein the filter is a resistor-capacitor
2 filter.

1 60. The high voltage series regulator of claim 49 further comprising:
2 a third transistor including a first terminal coupled to a supply voltage, including a second
3 terminal spaced apart from said first terminal with a channel therebetween, and including a gate
4 coupled to said first terminal for controlling current in said channel, and
5 a fourth transistor including a first terminal coupled to the second terminal of the third
6 transistor, including a second terminal coupled to the output terminal and spaced apart from said
7 first terminal with a channel therebetween, and including a gate for controlling current in said
8 channel in response to a control voltage applied thereto, the control voltage being a function of
9 the voltage on the output terminal.

1 61. The high voltage series regulator of claim 60 wherein the voltage of the control voltage
2 biases the fourth transistor to prevent breakdown of the fourth transistor.

1 62. A high voltage generation and regulation system comprising:
2 a charge pump for generating a voltage signal in response to at least two clock signals
3 and a feedback signal;
4 a loop regulator generating the feedback voltage signal in response to the boosted voltage
5 signal, the loop regulator comprising;
6 a high voltage input terminal;

7 an output terminal;
8 a first transistor including a first terminal coupled to the high voltage input
9 terminal, including a second terminal spaced apart from said first terminal with a channel
10 therebetween, and including a gate for controlling current in said channel;
11 a second transistor including a first terminal coupled to the second terminal of the
12 first transistor, including a second terminal coupled to the output terminal to provide an output
13 voltage thereto and spaced apart from said first terminal with a channel therebetween, and
14 including a gate for controlling current in said channel and coupled to the gate of the first
15 transistor;
16 a feedback voltage generator coupled to the output terminal to generate a
17 feedback voltage in response to the output voltage; and
18 a comparator having a first input coupled to the feedback voltage generator, a
19 second input coupled to a reference voltage terminal and an output coupled to the gates of the
20 first and second transistors.

1 63. The high voltage generation and regulation system of claim 62 wherein the feedback
2 voltage generator is a voltage divider.

1 64. The high voltage generation and regulation system of claim 63 wherein the voltage
2 divider comprises:

3 a plurality of third transistors coupled in series between the output terminal and a ground
4 terminal, each of the plurality of third transistors being diode connected, one of the plurality of
5 third transistors providing the feedback voltage.

1 65. The high voltage generation and regulation system of claim 64 wherein the voltage
2 divider further comprises a fourth transistor coupled between another one of the plurality of third
3 transistors and ground to float a voltage of a terminal of said another one of the plurality of third
4 transistor in response to a power down signal.

1 66. The high voltage generation and regulation system of claim 65 wherein at least one of the
2 plurality of third transistors is selectively shunted.

1 67. The high voltage generation and regulation system of claim 64 wherein at least one of the
2 plurality of third transistors is selectively shunted.

1 68. The high voltage generation and regulation system of claim 63 wherein the voltage
2 divider comprises a plurality of p-channel diodes coupled in series between the output terminal
3 and a second terminal at a voltage less than the voltage of the output terminal.

1 69. The high voltage generation and regulation system of claim 63 further comprising a
2 trimming circuit to selectively select ones of said plurality of third transistors.

3 70. The high voltage generation and regulation system of claim 69 wherein the trimming
4 circuit comprises a plurality of fourth transistors coupled in series, each of the plurality of fourth
5 transistors including first and second terminal coupled to respective first and second terminals of
6 a corresponding one of the plurality of third transistors and including a gate coupled to a
7 respective select signal to change the feedback voltage.

1 71. The high voltage generation and regulation system of claim 62 further comprising a filter
2 coupled between the high voltage input terminal and the comparator.

1 72. The high voltage generation and regulation system of claim 71 wherein the filter is a
2 resistor-capacitor filter.

1 73. The high voltage generation and regulation system of claim 62 further comprising:
2 a third transistor including a first terminal coupled to a supply voltage, including a second
3 terminal spaced apart from said first terminal with a channel therebetween, and including a gate
4 coupled to said first terminal for controlling current in said channel, and
5 a fourth transistor including a first terminal coupled to the second terminal of the third
6 transistor, including a second terminal coupled to the output terminal and spaced apart from said
7 first terminal with a channel therebetween, and including a gate for controlling current in said
8 channel in response to a control voltage applied thereto, the control voltage being a function of
9 the voltage on the output terminal.

1 74. The high voltage generation and regulation system of claim 73 wherein the voltage of the
2 control voltage biases the fourth transistor to prevent breakdown of the fourth transistor.

1 75. A nested loop regulator comprising:
2 a voltage divider generating a divided voltage signal in response to a high voltage output
3 signal from a charge pump; and
4 a comparator having a first input coupled to the voltage divider, having a second input for
5 receiving a reference voltage, and having an output for generating an enable signal to enable a
6 charge pump in response to the divided voltage signal being below the reference voltage.

1 76. The nested loop regulator of claim 75 further comprising a capacitor coupled to an input
2 of the voltage divider to filter said high voltage output signal.

1 77. The nested loop regulator of claim 75, wherein the voltage divider comprises:
2 a plurality of transistors, each transistor including a first terminal, a second terminal
3 spaced apart from said first terminal with a channel therebetween, and a gate for controlling
4 current in said channel, the first terminal of a first one of said plurality of transistors being
5 coupled to receive the charge pump high voltage output signal, the gate of a second one of said
6 plurality of transistors being coupled to ground and the second terminal of said second one of
7 said plurality of transistors being coupled to ground, the first terminal of each of the other ones
8 of said transistors being coupled to the second terminal of another one of said plurality of
9 transistors to form a cascode arrangement.

1 78. The nested loop regulator of claim 77 wherein the voltage divider further comprises
2 another transistor including a first terminal and second terminals, a channel between said first
3 and second terminals, and a gate for controlling current in said channel and coupled to a power
4 enable signal, the first and second terminals of said another transistor being coupled between the
5 second terminal of said second one of the plurality of transistors and ground.

1 79. A voltage regulation system comprising:

2 a charge pump having a first input for receiving an enable signal, having a second input
3 for receiving a regulated voltage signal, and having an output for providing a pump voltage
4 signal in response to the regulated voltage signal and the enable signal;
5 a pump regulator coupled to the charge pump for providing the regulated voltage signal
6 in response to the pump voltage signal; and
7 a nested loop regulator having an input coupled to the output of the charge pump and
8 having an output for generating the enable signal in response to the pump voltage signal being
9 below a threshold voltage.

1 80. The voltage regulation system of claim 79 wherein the nested loop regulator comprises:
2 a voltage divider generating a divided voltage signal in response to the pump voltage
3 signal; and
4 a comparator having a first input coupled to the voltage divider, having a second input for
5 receiving a reference voltage having a threshold voltage level, and having an output for
6 providing the enable signal in response to the divided voltage signal being below the reference
7 voltage.

1 81. The voltage regulation system of claim 79 wherein the voltage divider comprises:
2 a plurality of transistors, each transistor including a first terminal, a second terminal
3 spaced apart from said first terminal with a channel therebetween, and a gate for controlling
4 current in said channel, the first terminal of a first one of said plurality of transistors being
5 coupled to receive the charge pump high voltage output signal, the gate of a second one of said
6 plurality of transistors being coupled to ground and the second terminal of said second one of
7 said plurality of transistors being coupled to ground, the first terminal of each of the other ones
8 of said transistors being coupled to the second terminal of another one of said plurality of
9 transistors to form a cascode arrangement

1 82. The voltage regulation system of claim 81 wherein the voltage divider further comprises
2 another transistor including a first terminal and second terminals, a channel between said first
3 and second terminals, and a gate for controlling current in said channel and coupled to a power
4 enable signal, the first and second terminals of said another transistor being coupled between the
5 second terminal of said second one of the plurality of transistors and ground.